Statistical Static Timing Analysis (SSTA) is becoming necessary; but has not been widely adopted. One of those arguments against the use is that results of SSTA are difficult to make use of for circuit design. In this paper, by introducing conditional moments, we propose a path-based statistical timing approach, which permits us to consider gate topology and switching process induced correlations. With the help of this gate-to-gate delay correlation, differences between results of SSTA and those of Worst-case Timing Analysis (WTA) are interpreted. Numerical results demonstrate that path delay means and standard deviations estimated by the proposed approach have absolute values of relative errors respectively less than 5% and 10%.
Introduction
Traditional Worst-case Timing Analysis (WTA) assumes that all physical and environmental parameters are at their worst or best conditions simultaneously. From the point of view of probability theory, this conservative case is next to impossible to appear in reality. Consequently, such an assumption induces pessimism in delay estimation, and thereby in circuit design. As the magnitude of process variations grows, this pessimism increases significantly, leading to the understanding that traditional corner-based design methodologies will not meet the needs of designers in the near future. Thus, Statistical Static Timing Analysis (SSTA), where process variations and timing characteristics are considered as Random Variables (RV), has gained favor in the past six years.
The authors of [1]-[2] propose non-linear parametric models handling Gaussian and non-Gaussian process variations, which is a significant progress relative to the linear dependency on Gaussian process parameters presented in [3]-[4]. These approaches are based on first or second order approximation of Taylor expansion, which describes gate-level timing behavior, and is capable of capturing process variations. Then, SUM and MAX operations corresponding to each proposed parametric model are performed on the random timing variables, such as arrival time and gate delay.
It seems that SSTA is becoming a promising alternative by introducing more and more advanced elements from probability theory and statistics, such as Reduced Rank Regression (RRR) [1], Fourier series [2], etc. However, statistical timing techniques have not been widely adopted. First, as suggested in [5] , the accuracy of published approaches is not clear due to the fact that Monte-Carlo (MC) simulations used for validations are based on the same assumptions used in SSTA. Next, the dependency of gate delay on input slope and output load has not received much attention [5] . In fact, most of the proposed approaches either make a worst-case estimate of slope, or propagate the latest arriving slope, each of which can lead to significant error of estimation [6] . At last, it takes time to understand and make use of statistical terms, like correlation, for circuit design.
In this paper, we propose a path-based statistical timing engine to propagate iteratively means and variances of gate delays with the help of conditional moments. These moments conditioning on input slope and output load are pre-characterized by MC simulation, and organized as a tree of lookup tables, called statistical timing library. This timing engine may: a) avoid gate delay modeling errors, b) take into account the effects on gate delay: input pin, output edge, input slope, and output load, and c) deal with a large number of process parameters. Moreover, in a first attempt, we propose an empirical technique to estimate Gate-to-gate Delay Correlation (GDC) . With this statistical term, we explain the incoherence between the critical paths arrangement of SSTA and that of WTA. Figure 1 gives us an overview on the flow of the approach. First, given a statistical process model, we characterized conditional moments of timing variables with HSPICE [7] under certain power supply voltage (1.1V, 1.2V, 1.3V) and temperature (-45C o , 25C o , 125C o ) conditions. Then statistical timing library is constructed as a tree of lookup tables with the statistical computing tool R [8] . Each of these lookup tables contains conditional moments of timing variables with input slope and output load as indices. In the second step, a certain number of critical paths were extracted from the considered circuits using WTA under the software RTL Compiler [9] . Once the two steps above are finished, we can perform an analysis and generate a statistical timing. 
